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We report on a numerical investigation in which memory characteristics of double floating-gate
(DFG) structure were compared to those of the conventional single floating-gate structure, including
an interference effect between two cells. We found that the advantage of the DFG structure is its
longer retention time and the disadvantage is its smaller threshold voltage shift. We also provide
an analytical form of charging energy including the interference effect.
PACS numbers:
Floating-gate (FG) memories are widely used in com-
puters because of their low cost and high density [1, 2].
FG memories have progressed rapidly through down-
scaling using state of the art technology. However, sev-
eral problems have been arising as a result of the progress
of down-scaling of the FG structure to the nanoscale re-
gion. In particular, the interference between FGs due
to Coulomb interaction is emerging as one of the largest
obstacles for FG memories [3–5]. Stored charges in neigh-
boring FGs interfere with one another, resulting in unde-
sirable threshold voltage shifts in memory operations. In
order to reduce this interference, complicated program-
ming sequences are carried out in the current commercial
FG arrays.
In the case of locally charged materials such as dielec-
tric materials, it is evident that the electric dipoles exist
stably within mutual strong Coulomb interaction. This
leads us to consider whether we can construct an “arti-
ficial dipole” using a FG system. One of the candidates
might be a stacked double floating-gate (DFG) structure
[6], in which an additional FG exists between the FG and
the control gate in the conventional FG array as shown
in Fig. 1(a). Moreover, if the FG becomes as small as a
quantum dot [7, 8], DFG can be used as a qubit [9], which
is a basic element of a quantum computer [10]. There-
fore, it is important to clarify the fundamental proper-
ties of the DFG structure. The purpose of this paper is
to numerically compare the retention time of the DFG
structure with that of the conventional single FG (SFG)
structure in Si/SiO2 system, including an interference ef-
fect between two cells. We clarify the unique transient
behavior of DFG owing to the existence of the additional
FG. In order to compare DFG with SFG impartially,
we adopt the same equivalent oxide thickness (EOT) for
both structures. We also compare read disturbs of both
FG structures. Finally, we derive an analytical form of
charging energy of DFG and SFG as a function of gate
voltages and electron charges.
Formulation.—We calculate transient behaviors of a
cell where length L and width W of each FG and a
distance between neighboring cells XD are set equal as
L = W = XD = 23 nm and the height of all FGs is
Z = 50 nm for two cases of oxide thickness (Fig. 1(b)).
(We obtain similar results for the L = W =11nm
case.) We take dielectric constants and effective mass
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FIG. 1: (a) Double floating-gate (DFG) structure. Tox1, Tox2
and TCG are oxide thickness between lower FG and substrate,
between two FGs, and between upper FG and control gate,
respectively. qAi, qBi, etc. are stored charges in those capac-
itances. (b) We consider two cases of device parameters.
of Si and oxide SiO2 as ǫSi = 11.7, ǫox = 3.9, and
mSi = 0.19, mox = 0.5, respectively. The barrier height
of SiO2 is Φb = 2.9eV. The capacitances are defined by
CA = ǫSiLW/(TCG + γZ/2), CB = ǫSiLW/(Tox2 + γZ),
CC = ǫSiLW/(Tox1 + γZ/2), CD = ǫSiZW/(XD +
γL), CE = ǫSiZW/XE, CH = ǫSiZW/XH and CK =
ǫSiZW/XK with XE =
√
(XD + γL)2 + (Tox2 + γZ)2,
XH =
√
(XD + γL)2 + (TCG + γZ/2)2 and XK =√
(XD + γL)2 + (TCG + γZ/2)2 where Tox1, Tox2 and
TCG are oxide thickness between lower FG and substrate,
between two FGs, and between upper FG and control
gate, respectively (Fig. 1). γ = ǫox/ǫSi is a penetration
effect of small FGs [13]. Because we use SiO2 for all tun-
neling barriers, equal EOTmeans that the total thickness
of barriers is the same, namely, TDFGox1 +T
DFG
ox2 +T
DFG
CG =
T SFGox + T
SFG
CG .
Transient calculation is carried out as follows [11]. (i)
For given initial charges Qαi , Qβi (i = 1 and i = 2 indi-
cate left cell and right cell. α and β indicate upper FG
and lower FG, respectively), potential energies of FGs
Vαi , Vβi (i = 1, 2) are obtained by solving the matrix
equations: [11],
Qαi = CAi(Vαi − VGi) + CBi(Vαi − Vβi) + CD(Vαi − Vαi¯)
+ CEi(Vαi − Vβi¯) + CHi(Vαi − VGi¯)
Qβi = CBi(Vβi − Vαi) + CCi(Vβi − Vsub) + CEi(Vβi − Vαi¯)
+ CD(Vβi − Vβi¯) + CKi(Vβi − Vsub). (1)
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FIG. 2: (a) Stored charge in “00” state (schematic of charge
distribution of DFGs shown in inset) and (b) threshold volt-
age shift ∆Vth as a function of gate voltage for case I. (c)
Program and erase characteristics of case I and (d) those of
case II.
(¯i = 2, 1 when i = 1, 2). Vsub is a substrate bias
and we set Vsub = 0. (ii) Once potential energies
of FGs are determined, electric field applied on each
oxide is calculated as the difference of potential en-
ergies of FGs. For example, electric field between
the stacked FGs is given by E1i = (Vβi − Vsub)/Tox1.
(iii) Current through each oxide is calculated by a
direct tunneling model from applied electric field E
as J(E) = AE2 exp{−B[1− (1− ETox/Φb)3/2]/E}
with A = e3mSi/(16π
2h¯moxΦb) and B =
4
√
2moxΦ
3/2
b /(3h¯e) [12]. (iv) Then, new charge distribu-
tion is obtained, namely, Qβi ⇒ Qβi + (J1i − J2i)dt with
the current that flows through the lowest tunneling oxide
(J1i) and the middle tunneling oxide (J2i) during time
dt. We repeat this calculation until charge distribution
is stabilized by adjusting small time advance dt. To
determine stored charge and WRITE/ERASE process
for a given gate voltage Vprg, we start from trial charge
(10−6 C/cm2) and repeatedly apply Vprg and −Vprg a
couple of times. The retention behavior is described
under VG = 0, starting from the stored charges.
Numerical results.— First, we found that DFG is more
stable when Tox1 = Tox2. For example, charge distri-
bution of Tox1 = Tox2 = 5 nm DFG begins to change
later than that of Tox1 = 6 nm and Tox2 = 4 nm DFG.
Thus, we consider DFG with Tox1 = Tox2. This is be-
cause charge distribution begins to change through the
thinnest tunneling oxide.
Figure 2 (a) shows stored charges for programmed “00”
states in case I. (We obtain a similar behavior for case
II.) We define “0” state as a negative charge stored state
(programmed state) such as Qα + Qβ < 0 and “1” as a
charge unstored state such as Qα + Qβ > 0. For DFG,
the upper FG stores negative charges similar to the FG
of SFG, whereas the lower FG stores positive charges
as if DFG constructs an “artificial electric dipole”. Fig-
ure 2 (b) shows the threshold voltage shift ∆Vth for DFG
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FIG. 3: Transient behavior of ∆Vth (retention characteris-
tics). (a)(b) ∆Vth of (00) and single cell (“alone”) states for
case I ((a)) and case II ((b)). (c)(d) ∆Vth of the left cell
for (01) states. (i) VG2 = 0; VG1 = −Vprg for DFG and
VG1 = Vprg for SFG. (ii) VG2 = −Vprg/2; VG1 = −Vprg for
both DFG and SFG.
and SFG. For given charges Qα and Qβ, ∆Vth is ob-
tained by Eqs.(1) as a gate voltage shift when E1,i = 0.
For “00” state, ∆Vth is given when E1,1 = E1,2 = 0
and, for “01” state, ∆Vth is given only for the left cell
when E1,1 = 0 = VG2. We can see that the magnitude
of ∆Vth of the DFG is one-fourth smaller than that of
the SFG. This is because positive charge and negative
charge cancel electric fields with each other and the elec-
tric field outside the dipole structure of DFG is weaker
than that outside a single charge structure of SFG. This
indicates that DFG is less appropriate for memories us-
ing multi-levels than SFG. In Figs. 2(c)(d), we show that
the WRITE/ERASE speeds are almost the same in both
structures. This is because the speed is mainly deter-
mined by the same Tox1. The peaks of DFG in the figures
originate from different changes of Qα and Qβ and ap-
pear when the sign of Qα +Qβ is changed. Because the
charge distribution in our model is symmetric for VG > 0
and VG < 0, the smaller memory window of DFG in
Figs. 2(c)(d) corresponds to twice the ∆Vth in Fig. 2(b).
Figures 3 (a)(b) show retention characteristics, that
is, transient degradations of ∆Vth of DFG and SFG for
“00” and “alone” states. We can see that ∆Vth of DFG
exceeds that of SFG at ∼ 1010 sec for case I and at
∼ 106 sec for case II. Thus, retention time of DFG
in “00” state is longer than that of SFG. The peak of
DFG ∆Vth appears when Qα + Qβ begins to decrease.
Note that ∆Vth of “alone” state starts from negative re-
gion. Thus, the interference between cells is effective
for DFG. Programming voltage for (01) state is differ-
ent from that for (00) state. In Fig. 3 (c)(d), negative
voltage is applied to store negative charge for DFG and
SFG of VG2 6= 0. These are results of the complicated
electromagnetic fields produced by Coulomb interactions
among FGs. In any case, ∆Vths of “01” state in DFG
become larger than those of SFG even in this thin Tox1
(≤ 5nm) region. (We have similar relation between DFG
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FIG. 4: Read disturb at Vread = 4 V starting from “00” states
for case I. Vread is applied to the left cell. Note that ∆Vths
for SFG cells do not change during this time scale.
and SFG for TDFGox1 = T
DFG
ox2 = T
SFG
ox = 7nm, T
DFG
CG = 13
and T SFGCG = 20nm [14].) Once dipole is formed in DFG,
its surrounding electric field is weaker than that of SFG.
Thus, DFG weakly couples with its environment, result-
ing in longer retention time. The interference between
two cells is considered to stabilize the charge redistribu-
tion of horizontal directions.
Read disturb.— Figure 4 shows retention characteris-
tics in which gate bias VG1 = Vread = 4 V is applied on
the left cell while VG2 = 0, assuming that the left cell is
read by Vread (read disturb process). We obtain a similar
behavior for case II. As can be seen, DFG changes earlier
than SFG, but because the reading process is carried out
in millisecond order, this weakness does not affect the
practical usage of DFG.
Charging energy.— In the near future of the down-
scaling of FGs, the number of electrons in the FGs is
reduced and countable, resulting in the region of single-
electronics [15]. In this region, an analytical form of
charging energy as functions of electrical charges and
gate biases is required to describe an experimental sta-
bility diagram of electron charge distribution as shown
in Ref. [16]. Here we provide an analytical form of the
charging energy of two cells (Fig. 1) by using a capaci-
tance network model.
The charging energy of the system can be expressed by
summing charging energy of all capacitors such as Uch =∑
l q
2
l /(2Cl) −
∑
l′ ql′Vl′ where ql shows charge of each
capacitor and ql′ shows charge of capacitor that connects
to gate voltage (see Fig. 1). By using Lagrange multipli-
ers similar to Ref. [9], we have the charging energy of two
DFGs as UDFG = UI+UII−
∑2
i=1{CAiV 2Gi +CHiV 2Gi¯}/2,
where
UI =
D1w
2
g2 +D2w
2
g1 + 2Cywg1wg2
2[D1D2 − C2y ]
UII = (Ca2v
2
g1 + Ca1v
2
g2 + 2CDvg1vg2)/(2∆) (2)
with vgi = CAiVGi + CHi¯VGi¯ −QDFGαi and
wgi = {[CDCEi¯ + Cai¯CBi ]/∆}vgi
+ {[CDCBi + CaiCEi¯ ]/∆}vgi¯ −QDFGβi , (3)
including Cai = CAi + CBi + CD + CEi + CHi¯ , Cbi =
CBi + CCi + CG + CEi¯ + CKi¯ , ∆ ≡ Ca1Ca2 − C2D,
Di ≡ Cbi − [Cai¯C2Bi + CaiC2Ei¯ + 2CDCEi¯CBi ]/∆, and
Cy ≡ CG + [Ca1CB2CE2 + Ca2CB1CE1 + CB1CB2CD +
CE1CE2CD]/∆. Note that USFG has the same form as
UII with capacitances replaced by those of SFG such as
CSAi, C
S
Ci etc. For “00” state (wg ≡ wg1 = wg2 and
vg ≡ vg1 = vg2), we have,
UI = w
2
g/(D − Cy), UII = v2g/(Ca − CD) (4)
For SFG, we have USFG = v
2
g/(C
S
a −CSD)− (CA+CH)V 2G
where CSa = C
S
A + C
S
C + C
S
D + C
S
H + C
S
J and vg = (C
S
A +
CSH)VG −QSFGα .
In summary, we numerically showed that interfering
DFGs have a longer retention time than SFGs, although
DFGs have the disadvantage of smaller threshold volt-
age shift and smaller memory window. Owing to the
existence of additional FG, DFG shows unique transient
characteristics, forming an artificial electric dipole.
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